Verification Engineer

We’re Hiring | Formal Verification Engineer

Location:

Experience Required:

Employment Type:

Formal Verification Engineer

🔹 Minimum Qualifications:

• Bachelor’s degree in Computer Science, Computer Engineering, or a related technical field (or equivalent practical experience)
• 5+ years of hands-on experience in

  Formal Verification

• Strong expertise in Formal Verification applications including Datapath, Sequential Equivalence, Xprop, Clock Gating, and Connectivity
• Deep understanding of Formal Verification methodologies, complexity reduction, and abstraction techniques
• Strong analytical and problem-solving skills to handle complex industry-level designs
• Experience collaborating with cross-functional engineering teams
• Proficiency in

  SystemVerilog

  ,

  SVA

  , and scripting languages such as

  Python

  ,

  Perl

  , or

  Tcl

• Hands-on experience with

  JasperGold

  or

  VC Formal

🔹 Preferred Qualifications:

• Ability to quickly interpret specifications and derive design properties
• Experience in Formal Property Verification of compute blocks such as DSP, CPU, GPU, and hardware accelerators
• Exposure to complex SoCs
• Knowledge of Clock Domain Crossing (CDC), IP, XACT register verification, and low-power formal verification
• Experience developing automated verification flows from specification to verified designs
• Familiarity with simulators and waveform debugging tools

✨ If you’re ready to take on challenging verification projects and grow your expertise in cutting-edge technology, we’d love to hear from you!

Apply directly or share your resume at:

bhargav@metavlsi.com

Keywords: