Posted:1 week ago|
                                Platform:
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                                
                            
Work from Office
Full Time
We are hiring a Test Chip Design Engineer with hands-on experience in Test Vehicle development and Physical Design implementation.
This role involves working on test chips used in IP validation, characterization, and silicon bring-up for one of the worlds leading semiconductor clients.
If you are passionate about PD, STA, and PV, and want to work on cutting-edge process technologies, this opportunity is for you!
---
Key Responsibilities:
Execute Test Chip/Test Vehicle design for IP validation and characterization.
Perform Physical Design (PD) activities floorplanning, placement, CTS, routing, and timing optimization.
Conduct Static Timing Analysis (STA) and ensure timing closure across corners and modes.
Run Physical Verification (PV) – DRC, LVS, ERC, and antenna checks.
Collaborate with cross-functional teams for tape-out and post-silicon debug.
Support automation and flow improvements using scripting (TCL, Perl, Python).
---
Required Skills:
Strong hands-on experience in Physical Design (PD) – floorplan to GDSII implementation
Expertise in Static Timing Analysis (STA) and timing closure
Experience in Physical Verification (PV) – DRC/LVS
Exposure to Test Chip/Test Vehicle development
Proficiency with Synopsys/Cadence/Mentor EDA tools
---
Good to Have:
Scripting knowledge: TCL / Perl / Python
Understanding of DFT, post-silicon validation, or foundry process technology
Knowledge of complete Front-to-Back design flow
---
Education:
B.E/B.Tech or M.E/M.Tech in Electronics, Electrical, or VLSI Design
---
Why Join Us:
Opportunity to work with a world-class semiconductor leader (GF)
Exposure to advanced process nodes and IP validation flows
Collaborative and technically driven work environment
 
                Exiger Technologies
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
 
        Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
 
            
         
                        
                     
    bengaluru
15.0 - 20.0 Lacs P.A.
0.5 - 3.0 Lacs P.A.
nagpur
1.5 - 4.0 Lacs P.A.
Experience: Not specified
0.5 - 2.0 Lacs P.A.
Experience: Not specified
0.5 - 2.0 Lacs P.A.
tirupati, palamaner
2.5 - 4.0 Lacs P.A.
pune, bengaluru
Experience: Not specified
1.25 - 6.25 Lacs P.A.
visakhapatnam, chennai, bengaluru
4.5 - 5.5 Lacs P.A.
0.5 - 3.0 Lacs P.A.
6.0 - 8.0 Lacs P.A.