Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Home
>
Jobs in pune
>
Tudip Technologies
>
Senior FPGA Design Engineer

Senior FPGA Design Engineer

Tudip Technologies

8 - 13 years

25 - 30 Lacs

pune

Posted:-1 days ago| Platform:

Apply

Skills Required

asic vhdl networking fpga ethernet debugging cmmi system verilog vlan technical support

Work Mode

Work from Office

Job Type

Full Time

Job Description

Job Summary

We are seeking a highly skilled FPGA Design Engineer with expertise in L2 Ethernet Switching RTL to join our dynamic team. In this role, you will be responsible for designing, implementing, and verifying FPGA-based solutions for Layer 2 (L2) Ethernet switching functionalities. The ideal candidate will have a strong background in FPGA design, RTL coding, and Ethernet protocols, along with a passion for pushing the boundaries of technology.

What you ll do

Design and develop FPGA-based solutions for Layer 2 Ethernet switching functionalities, including VLAN tagging, frame forwarding, MAC address learning, and multicast filtering.
Implement RTL code for Ethernet switch features using Verilog or VHDL, ensuring high performance and low latency.
Collaborate with cross-functional teams including hardware engineers, software engineers, and system architects to define system requirements and interface specifications.
Conduct RTL simulation and verification to ensure functional correctness and adherence to design specifications.
Optimize FPGA designs for area, power, and performance metrics, considering constraints such as resource utilization and timing closure.
Work closely with validation engineers to develop test plans and perform FPGA validation testing to ensure robustness and reliability.
Provide technical support to hardware and software teams during integration, debugging, and system bring-up phases.
Stay current with industry trends and advancements in FPGA technologies, Ethernet standards, and networking protocols.

What we re looking for

Solid experience in FPGA design and development, with a focus on RTL coding for networking applications.
Proficiency in Verilog or VHDL programming languages and FPGA development tools such as Vivado.
Strong understanding of Ethernet protocols and networking concepts, particularly Layer 2 switching functionalities.
Familiarity with Ethernet switch architectures, MAC address tables, VLANs, and multicast protocols.
Experience with FPGA synthesis, place-and-route, and timing closure techniques.
Ability to work effectively in a collaborative team environment, with excellent communication and interpersonal skills.
Proven problem-solving abilities and a detail-oriented mindset.
Prior experience with Ethernet switch ASIC/FPGA development is a plus.
Prior experience with System Verilog is a plus.
8+ years of relevant industry experience

Must have

Bachelor s Degree in Electrical, Electronics and Communication Engineering, or related field or on the job-related experience
Analytical mindset and good problem-solving skills
Excellent written and verbal communication skills and attention to detail
Ability to work as part of a team
Collaborate in a friendly, energetic, cross-functional, and open environment

More Jobs at Tudip Technologies

Video Editor

Pune, Maharashtra, India

Experience: Not specified

Salary: Not disclosed

e-Learning Program Manager

Pune, Maharashtra, India

5.0 - 5.0 yrs

Salary: Not disclosed

Bus Driver

Hinjewadi, Pune, Maharashtra

1.0 - 1.0 yrs

INR 0 - 0 Lacs

Operations Manager

Pune, Maharashtra, India

5.0 - 5.0 yrs

Salary: Not disclosed

Lead Data Analyst

Pune, Maharashtra, India

5.0 - 5.0 yrs

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

Tudip Technologies

Login to

Please Verify Your Phone or Email

Confirm Action

Senior FPGA Design Engineer