Home
Jobs
Companies
Resume
Synopsys logo

Senior Design Verification Engineers

4 - 8 years

7 - 11 Lacs

Hyderabad

Posted:1 month ago| Platform: Naukri logo

Apply

Skills Required

data validation usb soc bist r and d design verification electrical engineering vhdl sub-system apb axi modelsim design product development debugging protocols fpgas architecture c engineering verilog r microcontroller dft silicon slt pcie synopsys

Work Mode

Work from Office

Job Type

Full Time

Job Description

Working closely with a world-class R&D team, you ll be at the center of developing and bringing an end-to-end solution to our wide variety of customers in the domain of Silicon Lifecycle Management (SLM). Working closely with customers, you will bring the detailed requirements into the factory to enable R&D for a strong, robust, and successful product development. Working closely with product development team, you will validate and end-to-end solution both internally (before shipment) as well as in customer environment. Driving the deployment and smooth execution of SLM solutions into customers projects. Enabling customers to realize the value of silicon health monitoring throughout the lifecycle of silicon bring-up, validation, through in-field operations. The Impact You Will Have: Enhancing Synopsys Silicon Lifecycle Management (SLM) IP portfolio and end-to-end solution. Driving the adoption of Synopsys SLM solutions at premier customer base worlwide. Influencing the development of next-generation SLM IPs and solutions. What You ll Need: BSEE/MSEE in Electrical Engineering, Computer Engineering, or related field. 4+ years of hands-on experience with SoC-level functional verification or Design-for-Test (DFT) or both. Good knowledge of AXI, APB Background in verification, with at least sub-system level verification Debugging abilities to identify issues in functional verification. Knowledge of DMA, ideally should have verified a sub-system with DMA Knowledge of High-speed IO sub-systems like PCIe and USB A thorough understanding of memory mapping concepts is essential. End to end knowledge of how transactions/data flow between the HSIO interface to/from memory Knowledge and experience with Memory BIST/DFT/ATE/SLT/any other test solutions Ability to evaluate technical suggestions from customers and work with internal teams (product management/R&D) to make decisions Customer facing experience is a plus - educating/guiding customer on technical details of a solution Good to have: Hands-on debug experience of silicon is a plus Some programming experience to write/debug simple drivers in C Detailed knowledge of the PCIe and USB protocols Architecture/micro-architecture experience Working with FPGAs

More Jobs at Synopsys

Test & Validation Engineer - STA, Prime Time

Noida

1 - 5 yrs
|

INR 9 - 19 Lacs

Accounts Payable/ Receivable, Associate-Sr Associate

Bengaluru

5 - 10 yrs
|

INR 600 - 1000 Lacs

Enterprise Solution Architect

Bengaluru, Hyderabad

12 - 20 yrs
|

INR 25 - 40 Lacs

Enterprise Solutions Architect, Associate - 8322

Bengaluru, Hyderabad

2 - 6 yrs
|

INR 0 - 1 Lacs

Servicenow Developer

Bengaluru, Hyderabad, Noida

10 - 16 yrs
|

INR 25 - 40 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Data Validation Interview Now

My Connections Synopsys

Download Chrome Extension (See your connection in the Synopsys )

chrome image
Download Now
Synopsys
Synopsys
www.synopsys.com

Software Development

Sunnyvale California

10001 Employees

617 Jobs

    Key People

  • Aart de Geus

    Co-CEO and Chairman

  • Chi-Foon Chan

    Co-CEO and President

RecommendedJobs for You

Senior Design Verification Engineers

Synopsys

Bengaluru / Bangalore, Karnataka, India

Senior Design Verification Engineers

Synopsys

Hyderabad / Secunderabad, Telangana, Telangana, India

Synopsys logo

Senior Design Verification Engineers

Synopsys

Hyderabad