Posted:21 hours ago|
Platform:
On-site
Full Time
Knowledge in RTL Coding in Verilog or VHDL
Strong understanding of Logic design, Digital design, System design aspects, FPGA flow, Design Constraints etc.
Knowledge in Xilinx FPGA architecture and design flows like IPI, XDC etc.
Good Knowledge in Tcl, Python scripting
Interested,please drop your updated resume to janagaradha.n@acldigital.com
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Practice Python coding challenges to boost your skills
Start Practicing Python Now
hyderabad, telangana, india
Salary: Not disclosed
bengaluru
4.0 - 8.0 Lacs P.A.
bengaluru, karnataka, india
Salary: Not disclosed
bengaluru
18.0 - 22.5 Lacs P.A.
hyderabad, telangana, india
Experience: Not specified
Salary: Not disclosed
hyderabad, telangana
Salary: Not disclosed
bengaluru, karnataka, india
Salary: Not disclosed
hyderābād
Salary: Not disclosed
bengaluru
12.0 - 16.0 Lacs P.A.
bengaluru
40.0 - 45.0 Lacs P.A.
