Principal Engineer- DFT

Eteros Technologies

14 - 16 years

50 - 55 Lacs

kolkata mumbai new delhi hyderabad pune chennai bengaluru

Posted:3 weeks ago| Platform:

Apply

Skills Required

semiconductor dft digital design soc mixed signal atpg sms test planning ieee physical design

Work Mode

Work from Office

Job Type

Full Time

Job Description

[{"Salary":null , "Remote_Job":false , "Posting_Title":"Principal Engineer- DFT" , "Is_Locked":false , "City":"Bengaluru" , "Industry":"Semiconductor" , "Job_Description":"

Lead the DFT implementation of a complex SoCs
Work hands-on critical tasks as and when needed
Own the DFTimplementation flows, methodologies, and execution of SoCs \u25E6 \uFEFF\uFEFFExperience in all phases ofthe DFT pre- and post-Si for large SoCs
\uFEFF\uFEFFImplement DFT ofSoC/Full-chip-level and/or high-speed cores/blocks
\uFEFF\uFEFFExperience inhigh-speed, low-power, mixed-signal SoCs is a plus
\uFEFF\uFEFFPreferably worked on5nm/7nm/12nm/14nm/16nm nodes at the major foundries
\uFEFF\uFEFFExperience indeveloping DFT architecture, Test-plan, implementation methodologies
\uFEFF\uFEFFExperience in scaninsertion, memory-BIST, JTAG/IJTAG, CTL, IEEE 1149.1/1500 wrappers, BSCAN,
Compression, ATPG, Simulations, post-Si testing/debug
\uFEFF\uFEFFExperience in manualtest-point insertion, improve coverage targets, high-compression
\uFEFF\uFEFFExperience inhierarchical ATPG, OCC/OPCG, power-aware scan/ATPG methodologies
\uFEFF\uFEFFExperience intest-mode constraints generation and test-mode timing closure
\uFEFF\uFEFFExperience in pattergeneration for foundry, post-Si support/debug
\uFEFF\uFEFFThorough understandingof digital design, timing analysis, and physical design process
\uFEFF\uFEFFEDA Tools: Cadence(Encounter-Test, Modus-DFT, Tempus, Conformal), Mentor (Tessent tool suite),Synopsys (DFTC, Tetramax, TestMax-DFT, SMS, PTSI)
Requirements

\uFEFF\uFEFF Experienceshould be 15+ rs

\uFEFF\uFEFF Proven track recordwith multiple successful final production tape outs

\uFEFF\uFEFF Proven ability toindependently deliver results in a very fast-moving startup environment, beable to work hands-on as and when needed

\uFEFF\uFEFF Be able to work underlimited supervision and take complete accountability.

Excellent written andverbal communication skills

Benefits
What\u2019s in it for you:

Work onleading edge technologies

Anopportunity for career development and growth

Competitivecompensation

Exceptionalbenefits

","Work_Experience":"14-16 years" , "Job_Opening_Name":"Principal Engineer- DFT" , "State":"Karnataka" , "Currency":"INR" , "Country":"India" , "Zip_Code":"560103" , "id":"665670000006307497" , "Publish":true , "Keep_on_Career_Site":false}]

More Jobs at Eteros Technologies

VLSI - DFT Senior Engineer/Lead Engineer

Ahmedabad, Gujarat, India

4.0 - 4.0 yrs

Salary: Not disclosed

Synthesis and Static Timing Analysis - Staff Design Engineer/Design Manager

India

6.0 - 6.0 yrs

Salary: Not disclosed

SoC verification Lead/ Staff engineer

India

5.0 - 15.0 yrs

Salary: Not disclosed

DSP-SoC Staff Verification Engineer

kolkata, mumbai, new delhi, hyderabad, pune, chennai, bengaluru

3.0 - 7.0 yrs

INR 5 - 9 Lacs

Senior RTL Design Engineer

kolkata, mumbai, new delhi, hyderabad, pune, chennai, bengaluru

4.0 - 6.0 yrs

INR 6 - 8 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.