Principal Design Engineer

5 - 10 years

45 - 55 Lacs

Posted:10 hours ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Experience: 5- 12 years
Location - Bangalore/Pune/Noida/Hyderabad
Responsibilities:
Complete DFT ownership of projects including:
  • Test architecture definition.
  • Identifying and implementing RTL changes for DFT.
  • Performing scan insertion, LEC checks, low power CLP checks.
  • Developing timing constraints for test mode timing closure.
  • Scan and ATPG for different fault models.
  • Boundary scan, ACJTAG, IEEE 1500 implementation and verification.
  • IEEE1687 (iJTAG) compliant ICL/PDL for functional manufacturing tests.
  • Running zero delay and timing simulations and debugging on all the above aspects.
  • Supporting post silicon bring up.
  • Interacting with customers on DFT aspects and support Marketing & Pre-Sales team.
  • Experience working on very high speed and low power designs.
.

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
Cadence logo
Cadence

Software, Electronic Design Automation

San Jose

RecommendedJobs for You