Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Karnataka
>
ACL Digital
>
PD Lead

PD Lead

ACL Digital

8 - 12 years

0 Lacs

Karnataka

Posted:2 months ago| Platform: Indeed logo

Apply

Skills Required

timing support design synthesis checks drc lvs planning extraction power signal integrity analysis verification dfm routing layout automation perl tcl scripting fusion compiler flow

Work Mode

On-site

Job Description

Location Karnataka Bengaluru Experience Range 8 - 12 Years Job Description PD: Technical Skills: Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closure Responsible for independent planning and execution of all aspects of physical design including floor planning, place and route, Clock Tree Synthesis, Clock Distribution, extraction, Timing closure, Power and Signal Integrity Analysis, Physical Verification, DFM Must have participated in all stages of the design (floor planning, placement, CTS, routing, physical verification, IREM) Well versed with the timing closure (STA), timing closure methodologies Good Understanding of DRC, LVS,ERC and PERC rule files for lower tech node layout verification Experience in lower tech node (<7nm) Good automation skills in PERL, TCL and EDA tool-specific scripting Able to take complete ownership for Block/sub-system for complete execution cycle Out of box thinking to meet tighter PPA requirements Qualification: BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design Detailed knowledge of EDA tools and flows, Fusion compiler based RTL2GDS flow is desired Experience – 11+

More Jobs at ACL Digital

Scala Developer

Pune, Bangalore Rural

4 - 9 yrs

INR 15 - 18 Lacs

Technical Architect

Ahmedabad

10 - 20 yrs

INR 20 - 35 Lacs

Embedded Linux Developer

Pune, Maharashtra, India

7 - 7 yrs

Salary: Not disclosed

Functional Safety Engineer/Lead/Manager

Bengaluru

7 - 12 yrs

INR 25 - 40 Lacs

Process Automation Engineer - Workato / Zapie / Boomi

Chennai

2 - 6 yrs

INR 7 - 15 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

ACL Digital

Information Technology and Services

Palo Alto

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

PD Lead