Posted:2 days ago| Platform:
Work from Office
Full Time
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Experience in assertions development/closure, constraint randomization, functional and code coverages, formal verification Experiences in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills We re doing work that matters. Help us solve what others can t.
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Bengaluru
20.0 - 25.0 Lacs P.A.
Bengaluru
20.0 - 25.0 Lacs P.A.
Bengaluru
20.0 - 25.0 Lacs P.A.
9.0 - 14.0 Lacs P.A.
25.0 - 30.0 Lacs P.A.
14.0 - 16.0 Lacs P.A.
12.0 - 16.0 Lacs P.A.
4.0 - 8.0 Lacs P.A.
20.8154 - 20.8154 Lacs P.A.
Hyderabad, Bengaluru
30.0 - 45.0 Lacs P.A.