Lead design Engineer

3.0 - 10.0 years

20.0 - 25.0 Lacs P.A.

Bengaluru

Posted:2 days ago| Platform: Naukri logo

Apply Now

Skills Required

ERMformal verificationVerilogDebuggingOVMManager TechnologyRTLUVMTesting

Work Mode

Work from Office

Job Type

Full Time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Experience in assertions development/closure, constraint randomization, functional and code coverages, formal verification Experiences in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills We re doing work that matters. Help us solve what others can t.

Software, Electronic Design Automation
San Jose

RecommendedJobs for You