Posted:3 months ago|
Platform:
Hybrid
Full Time
Hiring: DFT Engineer (Design for testability) for Staff/Sr Staff positions Location: Noida (Hybrid 3 Days Work from Office) Experience: 7 to 15 years We are looking for a technical leader to drive the DFT aspects of high-performance compute SOC/MCU development. The candidate must be experienced, hands-on and have robust understanding of testability features including SSN, MBIST, LBIST, Scan Insertion, ATPG, GLS and post silicon debug on automotive grade SOCs. Key Responsibilities: Hierarchical scan insertion and SSN-based ATPG flow MBIST integration & verification at RTL level LBIST RTL integration, verification, and GLS enablement Implementation & verification of IEEE 1149.1 JTAG, IJTAG Post-silicon debug for DFT patterns Close collaboration with RTL, PD, and Verification teams Proficiency in scripting languages ( TCL, Perl, or Python ) Apply Now! Click on the Apply button or share your resume with Heena at heena.k@randstad.in Tag your connections who might be interested in this exciting opportunity!
Randstad
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Randstad
15.0 - 30.0 Lacs P.A.
Pune, Bengaluru, Hyderabad
35.0 - 80.0 Lacs P.A.
10.0 - 14.0 Lacs P.A.
Bengaluru
8.0 - 13.0 Lacs P.A.
Bengaluru
11.0 - 13.0 Lacs P.A.
11.0 - 15.0 Lacs P.A.
Bengaluru
11.0 - 13.0 Lacs P.A.
Hyderabad
Experience: Not specified
18.0 - 20.0 Lacs P.A.
7.0 - 12.0 Lacs P.A.
7.0 - 11.0 Lacs P.A.