CPU Physical Design CAD Engineer

General Summary:

Minimum Qualifications:

Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience. ORMaster's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience. ORPhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.

As CPU Physical DesignCADengineer, you will build and support the worlds best implementation tools and flows. Your tools and flows will ensure our custom CPUs have industry-leading power, performance and area.

Roles andResponsibilities

• Develop, integrate and release new features in our high-performance place-and-route CAD flow
• Architect and recommend methodology improvements to ensure our silicon has the best power, performance and area
• Maintain, support and debug implementation flows, and resolve project-specific issues
• Work closely with worldwide CPU physical design teams, and provide methodology guidance, tools/flows support and help achieve class-leading PPA.
• Work with EDA vendors to define roadmap and to resolve tool issues

Preferred Qualifications:

• Bachelors/Masters degree in Electrical/Electronics Engineering or Computer Science
• 12+ years of hands-on experience in place-and-route of high-performance chips - either in a design or CAD role
• High level of proficiency in Tcl as well as Python
• Experience with automation
• Experience with a wide variety of Physical Design tasks - ranging all the way from place-and-route, analysis, timing sign-off and PDV
• Experience with advanced technology nodes (5nm or lower)
• Solid understanding of digital design, timing analysis and physical verification
• Strong user of industry-standard place-and-route tools such as Cadence Innovus
• Proven track record of managing and regressing place-and-route flows.