Posted:3 weeks ago|
Platform:
On-site
Full Time
Job Responsibilities:
Designing High Performance digital blocks for Complex Communication Codingusing VHDL. Hands-on with RTL development (VHDL), simulation, writing test benches, anddebug.
Experience with developing timing constraints and running state-of-the-artsynthesis tools, timing analysis tools, such as Xilinx Vivado suite.Participate in module architecture and specification.Block level design verificationStrong hands-on with RTL development (VHDL), simulation, writing test benches, and debug.Experience with developing timing constraints and running state-of-the-artsynthesis tools, timing analysis tools, such as Xilinx Vivado suite.Must have worked on top level SoC integrated processor cores with standardperipherals.Must have exposure to communication protocols.Should be very good in the debugging the HDL codes, and be able to make progressby identifying and fixing the issues/bugs in the design.Good knowledge in SoC architecture, such as Xilinx Zynq SoC.
Job Type: Full-time
Pay: ₹30,000.00 - ₹60,000.00 per month
Benefits:
Schedule:
Supplemental Pay:
Work Location: In person
Jisnu Communications
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Experience: Not specified
3.6 - 7.2 Lacs P.A.
Experience: Not specified
3.6 - 7.2 Lacs P.A.
