Sta Engineer

Aritrak Technologies

6 - 11 years

0 - 1 Lacs

bengaluru

Posted:16 hours ago| Platform:

Apply

Skills Required

sta timing closure static timing analysis primetime innovus synthesis timing analysis perl tcl python

Work Mode

Work from Office

Job Type

Full Time

Job Description

Lead STA (Static Timing Analysis) Engineer

timing closure

Roles and Responsibilities:

Perform
Static Timing Analysis (STA)
across multiple corners and modes (MMMC).
Debug and resolve
setup, hold, recovery, and removal
violations.
Own and maintain
timing constraint files (SDC)
throughout the flow.
Drive
timing closure
from pre-CTS to post-route and final signoff stages.
Work with
Physical Design and RTL teams
to fix timing through
ECO implementation
.
Conduct
timing correlation and path-based analysis
between synthesis and post-route stages.
Collaborate with cross-functional teams
Clock, Power, DFT, RTL, and Signoff
engineers.
Support
signoff timing verification
and ensure design meets
PPA (Performance, Power, Area)
goals.
Develop
TCL/Perl/Python scripts
to automate timing report generation and analysis.
Provide detailed timing closure reports and updates to project managers and stakeholders.

More Jobs at Aritrak Technologies

Memory Design Engineer

Bengaluru

2 - 7 yrs

INR 1 - 2 Lacs

Analog Circuit Design Engineer (SerDes/PLL/CDR)

Bengaluru

6.0 - 11.0 yrs

INR 0 - 1 Lacs

Dft Design Engineer

Bengaluru

5.0 - 10.0 yrs

INR 0 - 0 Lacs

Linux Device Driver Engineer

Hyderabad

3.0 - 7.0 yrs

INR 0 - 0 Lacs

JOB Description For Windows Drivers

Hyderabad

4.0 - 8.0 yrs

INR 0 - 0 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.