12 - 20 years
4 - 10 Lacs
Posted:2 weeks ago|
Platform:
On-site
Full Time
12+ years of experience in ASIC design Proficient in Verilog coding, RTL design and complex control path and data path designs Knowledge of any of the interface Protocols like UCIe, PCIe, USB, MIPI(DPHY), HDMI/Display, Ethernet, SATA Knowledge of RTL checks ex- LINT, SDC, CDC Familiar with synthesis flow, LEC and timing constraints Experience in writing Verilog testbench and running simulations.
Cadence Design Systems
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Cadence Design Systems
Bengaluru / Bangalore, Karnataka, India
4.0 - 10.0 Lacs P.A.
, , Saudi Arabia
0.5 - 0.5 Lacs P.A.
, , Saudi Arabia
0.5 - 0.5 Lacs P.A.
, , Saudi Arabia
0.5 - 0.5 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
3.0 - 7.0 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
6.0 - 10.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
6.0 - 10.0 Lacs P.A.
Aurangabad, West Bengal, India
3.0 - 8.0 Lacs P.A.
Tiruchengode, , India
Experience: Not specified
3.0 - 7.0 Lacs P.A.