Senior Design Verification Engineer

4 years

0 Lacs

Posted:14 hours ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

Job Location: Hyderabad

Notice Period: 15 days to 30 Days

Minimum: 4 Years

Key Responsibilities:

  • Developing test plans
  • Coding and bring up of asm, c++ tests
  • UVM test bench components coding and maintaining
  • Debugging regression fails
  • Protocol: DDR,PCIE,USB,MIPI



Preferred Experience:

Should have worked on Processor based System or Sub-system level verification

Hands on experience with assembly, UVM, SV, C++

Experience in developing complex test bench/model in UVM, Verilog, System Verilog

Hands on experience in developing test plans, coverage closure

Ability to code readable, maintainable and verifiable code using UVM, SV, Strong digital design concepts

Experience in developing asm/C++ tests will be an added advantage

Experience in Power Management, Clock, Reset will be an added advantage

Experience/Knowledge DPI Interface, Ruby/Perl script programming skills will be an added advantage

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Ruby Skills

Practice Ruby coding challenges to boost your skills

Start Practicing Ruby Now
ACL Digital logo
ACL Digital

Information Technology and Services

Palo Alto

RecommendedJobs for You