0 years
0 Lacs
Posted:2 weeks ago|
Platform:
On-site
Full Time
Job Description
Design and lead high speed IP (USB3, PCIE, DPHY etc) development. Need to be a strong individual contributor in analog domain. Will be required to participate in all aspects of development – analog design, layout, digital design, documentation and silicon validation. Would be required to participate in customer facing discussions.
B.Tech/BE/ME/Mtech
Exp - 5 +yrs
• Hands on design experience in various analog IP like PLLs, data converters, serial interfaces etc.
• Must have participated in full cycles of analog IP creation – right from spec to silicon debug and char
• Must have good communication skills and should be team player.
• Working experience in PHY (PCIE, USB2, USB3) development is desired
Cadence System Design and Analysis
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
pune, maharashtra, india
Experience: Not specified
Salary: Not disclosed
pune, maharashtra, india
Experience: Not specified
Salary: Not disclosed
