VIP Development and Verification Engineer

Cadence System Design and Analysis

2 - 6 years

0 Lacs

noida uttar pradesh

Posted:1 day ago| Platform: Shine logo

Apply

Skills Required

functional verification scripting pcie ethernet programming verification ip vip development svuvm cc ucie cxl digital electronics

Work Mode

On-site

Job Type

Full Time

Job Description

As a Verification IP (VIP) Developer at our company, you will be responsible for the design, development, verification, and deployment of Verification IP (VIP). You should have 2 to 5 years of domain experience and possess proficiency in functional verification. Your role will involve creating test environments using SV/UVM with strong debug skills. Additionally, hands-on knowledge of C/C++/Scripting is required, along with working experience on layered Protocols such as UCIe, PCIe, CXL, Ethernet. Prior experience with VIP usage and development would be a plus. Strong Digital Electronics and Programming fundamentals are essential for this position. We are looking for self-motivated individuals with strong analytical and communication skills. Qualifications: - BE/BTech/ME/MS/MTech in Electrical/Electronics,

More Jobs at Cadence System Design and Analysis

VIP Development and Verification Engineer (EDA)

Noida, Uttar Pradesh, India

2.0 - 2.0 yrs

Salary: Not disclosed

Principal Verification Design Engineer

pune, maharashtra, india

Experience: Not specified

Salary: Not disclosed

Lead Configuration Management Engineer

noida, uttar pradesh, india

30.0 - 30.0 yrs

Salary: Not disclosed

VIP Development and Verification Engineer

noida, uttar pradesh

2.0 - 6.0 yrs

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.