Posted:2 months ago|
Platform:
Work from Office
Full Time
Role & responsibilities Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support. • Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must. • Perform layout verification like LVS/DRC/Antenna, quality check and support documentation. • Responsible for on-time delivery of block-level layouts with acceptable quality. • Excellent problem-solving skills in physical verification of custom layout. • Demonstrate high quality and accurate execution to meet project schedule/milestones in multiple project environment. • Ability to guide junior team-members in their execution of Sub block-level layouts & review critical items. • Contribute to effective project-management. • Effectively communicating with Local engineering teams to assure the success of layout project. Educational Background • BE or MTech in Electronic/VLSI Engineering • 5 + year experience in analog/custom layout design in advanced CMOS process. NOTE: **custom layout or analog layout with TSMC 3nm/5nm7nm/16nm Finfet & 5+ exp **** TSMC 3nm Exp - MANDATORY Preferred candidate profile Only Immediate Joiner Perks and benefits
Object Technology Solutions
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Object Technology Solutions
Information Technology and Services
200 Employees
22 Jobs
Key People
20.0 - 35.0 Lacs P.A.
15.0 - 27.5 Lacs P.A.
Bengaluru, Hyderabad
7.0 - 17.0 Lacs P.A.
Ahmedabad, Chennai, Bengaluru
0.6 - 0.7 Lacs P.A.
Chennai
1.0 - 5.0 Lacs P.A.
Coimbatore
6.0 - 14.0 Lacs P.A.
Bengaluru
12.0 - 13.0 Lacs P.A.
Experience: Not specified
4.0 - 7.0 Lacs P.A.
Mumbai, Navi Mumbai
3.0 - 4.0 Lacs P.A.
Bangalore/Bengaluru
Experience: Not specified
3.0 - 6.0 Lacs P.A.