Posted:2 months ago|
Platform:
Work from Office
Full Time
Greetings From Dexcel Designs! We are inviting applications for FPGA Design and Verification Engineer Job Overview: We are seeking FPGA Design and Verification Engineers with 3-6 years of experience in RTL design, FPGA verification, and high-speed interface development . This role involves designing, implementing, and validating FPGA-based systems while working closely with cross-functional teams in hardware and embedded software development. Key Responsibilities: Develop and implement RTL designs for FPGA-based systems. Perform functional verification and validation of FPGA designs. Work on timing analysis, synthesis, and debugging of FPGA architectures. Collaborate with hardware, embedded software, and system architects to ensure seamless integration. Debug FPGA designs using industry-standard tools and methodologies . Technical Skills Required: Strong understanding of RTL design (Verilog/VHDL) and FPGA implementation. Experience with FPGA tools such as Vivado, Quartus, Synplify, ModelSim, and QuestaSim . Hands-on experience with at least one of the following high-speed interfaces : PCIe, SATA, USB, DisplayPort, JESD204B, SRIO MII/RMII/GMII/RGMII/SGMII/XAUI/RXAUI DDR/LPDDR/DDR2/DDR3, QDR memories Knowledge of FPGA debugging techniques, timing closure, and constraint handling . Preferred Skills: Experience in FPGA-based hardware design and testing . Exposure to SoC architectures and system-level integration . GFPGA Design and Verification Engineer ) and power integrity (PI) analysis .G
Dexcel Electronics Designs
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Dexcel Electronics Designs
7.0 - 15.0 Lacs P.A.
Mumbai, Navi Mumbai
11.0 - 13.0 Lacs P.A.
Nagpur
7.0 - 10.0 Lacs P.A.
7.0 - 8.5 Lacs P.A.
Hyderabad
12.0 - 14.0 Lacs P.A.
6.0 - 12.0 Lacs P.A.
Chennai, Vadodara, Mumbai (All Areas)
22.5 - 30.0 Lacs P.A.
Pune, Bengaluru
7.5 - 11.0 Lacs P.A.
6.0 - 9.5 Lacs P.A.
5.0 - 5.5 Lacs P.A.