4.0 - 10.0 years

0 Lacs

karnataka

On-site

At Cadence, we are always on the lookout for leaders and innovators who are passionate about making a difference in the world of technology. As a Design Engineering Manager, you will be based in Bangalore and play a crucial role in Cadence's electronic design endeavors. With over 30 years of expertise in computational software, Cadence is dedicated to transforming design ideas into reality through its Intelligent System Design approach, offering a range of software, hardware, and IP solutions for various market applications. Working at Cadence comes with its own set of advantages: - You will have the opportunity to work with cutting-edge technology in an environment that fosters creativity, innovation, and impactful contributions. - Our employee-friendly policies prioritize the well-being and professional development of our team members, offering ample learning opportunities and recognizing individual successes. - The "One Cadence - One Team" culture promotes collaboration across teams to ensure customer success. - There are multiple avenues for learning and development tailored to individual interests and requirements. - You will collaborate with a diverse team of dedicated individuals who strive for excellence every day. In this role, you will join the Post Silicon Physical Layer Electrical Validation team in Bangalore and lead efforts in developing infrastructure for pre-silicon validation and post-silicon validation on Cadence's High-Speed SERDES Test chips. Your responsibilities will include designing the necessary hardware and software architecture for testing the test chips, defining rigorous test plans, executing tests, and generating detailed test reports based on the results. Key Qualifications we are seeking in potential candidates include: Minimum Qualifications: - 6-10 years of experience with a B.Tech degree or 4-8 years with an M.Tech degree in Post-Silicon Physical Layer Electrical Validation. - Profound experience in Physical Layer electrical validation of at least one High-Speed SERDES protocol such as PCIe, USB, DP, Ethernet, SRIO, JESD204, DDRIO, etc. - Strong hands-on experience with lab equipment like Oscilloscopes, Network Analyzers, Bit Error Rate Testers (BERT), etc. Preferred Qualifications: - Experience in managing small teams and leading post-silicon validation efforts for full projects. - Prior experience in FPGA Design, PCB schematic and layout design, prototyping, and Pre-Silicon IP/SoC Physical Layer Electrical Validation. - Familiarity with Verilog RTL coding, FPGA coding, Labview, Python, C/C++, and TCL. - Experience in conducting hiring interviews and mentoring new team members. - Passion for analog and digital electronic circuit design and signal processing aspects. At Cadence, we are committed to tackling challenges that others can't. Join us in our mission to make a meaningful impact through our work.,

Posted 2 days ago

Apply

FPGA Design and Verification/Validation Engineers Dexcel Electronics

2.0 - 6.0 years

0 Lacs

karnataka

On-site

As an FPGA Design and Verification/Validation Engineer at Dexcel Electronics in Bengaluru or Hyderabad, you will be responsible for independently overseeing FPGA Design Blocks. You should have a minimum of 2 years of experience in RTL Design, 2 years in IP Verification, 4 years in IP Design/SOC Design, and 6 years in FPGA Design. Your primary task will involve working with various Interfaces such as PCIe 2.0, SATA, Fiber Channel, 1G/10G BASE, MII/RMII/GMII/RGMII/SGMII/XAUI, RXAUI, SDI- SD/HD/3G, Display Port, USB, JESD204B, SRIO, MIPI, DDR/LPDDR/DDR2/DDR3, and QDR memories. Additionally, hands-on experience in Design and Debugging is preferred. You should have prior experience working on projects based on FPGAs and SOC, with a solid understanding of SOC and Hi-Speed Interfaces domain knowledge. At Dexcel Electronics, we are seeking highly motivated individuals who are eager to learn and develop in a dynamic environment. If you are passionate about technology and seeking exciting career opportunities, we invite you to join our team. For more information on current job openings, please visit our website or email your updated resume to careers@dexceldesigns.com.,

Posted 3 weeks ago

Apply

Verification Engineer Indian Institute of Technology Delhi (IIT Delhi)

6.0 - 11.0 years

30 - 45 Lacs

Hyderabad

Work from Office

Develop verification testbench components for chip/module level using System Verilog, C/C++. Use Verification methodologies (Object oriented, UVM etc) to develop extendable test-bench/test-cases environment. Define and execute detailed verification plan from spec working with architects, designers, system engineers. Write tests, Debug tests, automate regression scripts and regression environment. Incorporate code-coverage, functional coverage, assertions, cover-groups etc to achieve 100% verification completeness prior to tapeout. Organized and creative thinker, motivated, and independent learner who can multitask in a dynamic environment, able to create and implement new solutions where required. Excellent debugging skills in both SW and ASIC hardware. Must be good in building verification environments preferably using Verilog, System Verilog, UVM, C/C++/PLI etc. Proficiency in scripting language like Perl, Tcl/Tk, Shell is a definite plus. Experience with simulators like ncVerilog (Incisive), VCS, Eldo and debug tools like Verdi/Debussy. Good understanding of latest formal verification techniques, assertions, properties is a plus. Understanding or prior experience with Industry standard protocols like USB/SPI/SATA/Ethernet/DisplayPort/SRIO/DDR/PCIE/DDR4/LPDDR4/DFI etc is a definite plus. Understanding or Prior Experience in ARM/Tensillica Processor platforms is a definite plus. Good written and oral communication skills. Ability to clearly document plans.

Posted 1 month ago

Apply

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.