Posted:4 days ago|
Platform:
Work from Office
Full Time
Seeking FPGA Design & Verification Engineer to design RTL in VHDL/Verilog, develop testbenches, debug from simulation to hardware, optimize PPA, and support timing closure. Expect strong FPGA tools experience, scripting, HW/SW collaboration, docs.
Schematech Solutions
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
9.6 - 10.8 Lacs P.A.
16.0 - 30.0 Lacs P.A.
18.0 - 32.5 Lacs P.A.
0.5 - 0.5 Lacs P.A.
Hyderabad
5.5 - 8.5 Lacs P.A.
20.0 - 27.5 Lacs P.A.
17.0 - 18.0 Lacs P.A.
12.0 - 24.0 Lacs P.A.
bengaluru
12.0 - 16.0 Lacs P.A.
17.0 - 22.5 Lacs P.A.
