Schematech Solutions

Seeking FPGA Design & Verification Engineer to design RTL in VHDL/Verilog, develop testbenches, debug from simulation to hardware, optimize PPA, and support timing closure. Expect strong FPGA tools experience, scripting, HW/SW collaboration, docs.