Posted:1 day ago|
Platform:
On-site
Full Time
Job Title: Design Verification Engineer
Exp Level:4+yrs
Location: Bangalore/Hyderabad
Job Description:
Responsible for ensuring functional correctness of ASIC/SoC designs.
Key Task: Develop and execute verification plans for complex digital designs.
Methodology: Use UVM/SystemVerilog to create testbenches, write test cases, and debug failures.
Coverage: Achieve functional and code coverage targets through constrained random and directed testing.
Collaboration: Work with RTL designers to identify and resolve design bugs.
Tools: Leverage industry-standard tools (VCS, Questa, Verdi) for simulation and debug.
Protocols: Verify IP/SoC-level designs for common protocols (AXI, APB, PCIe, DDR, etc.).
Automation: Develop scripts (Python/Perl/TCL) to improve verification efficiency.
Documentation: Maintain verification reports and review results with stakeholders.
Compliance: Ensure adherence to project timelines and quality standards.
Interested can share CV to sharmila.b@acldigital.com
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Practice Python coding challenges to boost your skills
Start Practicing Python Now
Bengaluru, Karnataka, India
Experience: Not specified
Salary: Not disclosed
Pune, Bengaluru
7.0 - 12.0 Lacs P.A.
Bengaluru, Karnataka, India
Salary: Not disclosed
Hyderabad
12.0 - 15.0 Lacs P.A.
Noida, Hyderabad, Bengaluru
4.0 - 8.0 Lacs P.A.
Hyderabad
12.0 - 16.0 Lacs P.A.
Pune, Maharashtra, India
Experience: Not specified
Salary: Not disclosed
Bengaluru, Karnataka, India
Experience: Not specified
Salary: Not disclosed
Hyderabad, Pune, Bengaluru
6.0 - 10.0 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed
