Posted:19 hours ago|
Platform:
On-site
Full Time
Following skill set is required:
Candidate must have GLS hands on experience in ZD/PAGLS/SDF/Scan dump verification.
Strong Debug, UVM, System Verilog and Digital Fundamentals
Should be able to debug Netlist functional failure.
Low Power Awar verification.
Timing Simulation failure, setup and hold violation fundamentals.
Scan dump verification.
Understanding Specs and Standards and developing relevant test plans.
Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved.
Good understanding of DDR families (LP/PC) and generations (DDR2/3/4/5)
Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite
Interested,please drop your updated resume to [HIDDEN TEXT]
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
ahmedabad, gujarat, india
Salary: Not disclosed
bengaluru, karnataka, india
Salary: Not disclosed
bhubaneswar, odisha, india
Salary: Not disclosed
hyderabad, telangana, india
Salary: Not disclosed
hyderabad, telangana, india
Salary: Not disclosed
hyderabad, telangana, india
Salary: Not disclosed
hyderabad, telangana, india
Salary: Not disclosed
pune, maharashtra, india
Salary: Not disclosed
bengaluru
4.0 - 7.0 Lacs P.A.
bengaluru
15.0 - 30.0 Lacs P.A.
