Posted:4 hours ago|
Platform:
Work from Office
Full Time
We are seeking a highly experienced Design Verification Engineer to join our team in Bangalore. The ideal candidate will have 5 to 12 years of experience in IP and SOC verification, with a strong foundation in SystemVerilog (SV) and Universal Verification Methodology (UVM). In addition to standard verification skills, this role requires expertise in CDP (Compressed Data Pattern), GDP (Generic Data Pattern), and DFT DV (Design for Test in Design Verification) methods, including JTAG, MBIST (Memory Built-In Self-Test), SCAN, PG (Pattern Generator), and PM (Pattern Memory).
Smart Soc Solutions
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
6.0 - 9.0 Lacs P.A.
6.0 - 10.0 Lacs P.A.
5.0 - 8.0 Lacs P.A.
bengaluru, karnataka, india
Salary: Not disclosed
greater bengaluru area
Salary: Not disclosed
bengaluru, karnataka, india
Salary: Not disclosed
guwahati, assam
0.00024 - 0.0003 Lacs P.A.
hyderabad, telangana, india
Salary: Not disclosed
Salary: Not disclosed
aurangabad, west bengal, india
Salary: Not disclosed