Home
Jobs
Cisco logo

ASIC Design Engineer : RTL Design / Verilog / System Verilog

7 - 12 years

9 - 14 Lacs

Bengaluru

Posted:2 weeks ago| Platform: Naukri logo

Apply

Skills Required

ASIC Design Verilog Perl TCL System Verilog RTL Design shell pr Python

Work Mode

Work from Office

Job Type

Full Time

Job Description

Cisco's silicon team provides an outstanding, unique experience for ASIC engineers by combining the resources offered by a sizable multi-geography silicon organization and a large campus (with an on-site gym, healthcare, caf, social interest groups, and philanthropy) with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide. Your Impact Write micro-architecture specifications and participate in reviews. Implement Verilog RTL to meet timing, performance, and power requirements. Contribute to full chip integration and timing methodology/analysis. Develop and analyze functional coverage. Help define, evolve, and support our design methodology. Collaborate with the verification team to address design bugs and close code coverage. Work closely with the physical design team to close design timing and place-and-route issues. Triage, debug, and root cause simulation, software bring-up, and customer failures Perform diagnostic and post-silicon validation tests in the lab Minimum Qualifications: Bachelor's Degree / Master's Degree in Electrical or Computer Engineering with 7+ years of ASIC design. Prior experience working with Verilog or System Verilog programming skills Experience with simulators/synthesis/static timing constraints and related tools (e.g., VCS, DC, PrimeTime) Experience with debugging and verification methodologies Preferred Qualifications: Understanding of Networking technologies and concepts Scripting experience (Python, Perl, TCL, shell programming) Experience with formal verification tools Experience with emulation

More Jobs at Cisco

Customer Experience Apps and AI Product Manager

Bengaluru

3 - 7 yrs
|

INR 32 - 37 Lacs

Program Manager, Strategy & Planning

Bengaluru

8 - 10 yrs
|

INR 25 - 31 Lacs

Product Activation Specialist

Bengaluru

4 - 8 yrs
|

INR 15 - 16 Lacs

Support Operation Advisor/Engineer

Bengaluru

2 - 6 yrs
|

INR 12 - 17 Lacs

FPGA Engineer

Bengaluru

4 - 8 yrs
|

INR 40 - 47 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Asic Design Interview Now

My Connections Cisco

Download Chrome Extension (See your connection in the Cisco )

chrome image
Download Now
Cisco
Cisco
www.cisco.com

Software Development

San Jose CA

10001 Employees

336 Jobs

    Key People

  • Chuck Robbins

    Chairman and CEO

  • Maria Martinez

    Executive Vice President and Chief Operating Officer

RecommendedJobs for You

Cisco logo

ASIC Design Engineer : RTL Design / Verilog / System Verilog

Cisco

Bengaluru

Prolegion logo

FPGA Design Engineer

Prolegion

Bengaluru

Nippon Data Systems logo

Silicon Design Engineer (RTL Design and Development)_Hyderabad

Nippon Data Systems

Hyderabad

Wisig Networks logo

RTL Design Engineer

Wisig Networks

Hyderabad

TE Connectivity logo

PCB SIM MGR II R&D/PRODUCT DVL ENGINEERING

TE Connectivity

Bengaluru

Renesas Electronics India Pvt. Ltd. logo

Staff Engineer Physical Design

Renesas Electronics India Pvt. Ltd.

Noida

Renesas Electronics India Pvt. Ltd. logo

Sr Principal Engineer - RTL Design

Renesas Electronics India Pvt. Ltd.

Noida

Rivos logo

Memory Controller Verification

Rivos

Bengaluru

Astera Labs logo

Principal STA Engineer - DFT Focus

Astera Labs

Bengaluru

Synopsys logo

ASIC Digital Design, Architect

Synopsys

Bengaluru