5 - 10 years

3 - 8 Lacs

Posted:1 month ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Roles and Responsibilities

  • Design verification using UVM (Universal Verification Methodology) for PCIe, DDR, Ethernet interfaces on SOCs.
  • Develop test benches in System Verilog for verifying complex digital designs.
  • Collaborate with cross-functional teams to identify requirements and develop test plans.
  • Utilize GLS (Golden Labs Simulation) tools for simulation setup and debugging.
  • Participate in peer reviews to ensure high-quality deliverables. Must have good debugging skills.
  • Experience in any of the slow speed peripherals like I2C, SPI, UART is a plus.

Desired Candidate Profile

  • 5 years of experience in SV/UVM Lead role with expertise in design verification using UVM methodology.
  • Bachelor's degree (B.Tech/B.E.).
  • Master's degree preferred but not mandatory (M.Tech).
  • Strong understanding of SystemVerilog programming language and its application in DV testing.

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
Coventine Digital logo
Coventine Digital

Digital Marketing

Marketing City

RecommendedJobs for You