Staff Engineer , Design Verification

7 - 12 years

25 - 35 Lacs

Posted:2 weeks ago| Platform: Naukri logo

Apply

Work Mode

Hybrid

Job Type

Full Time

Job Description

  • SystemVerilog and UVM Expertise

    : Expert-level knowledge of SystemVerilog and Universal Verification Methodology for architecting advanced verification environments for complex designs
  • Test Planning and Strategy

    : Demonstrated ability to develop comprehensive verification plans that drive coverage-driven methodologies and verification closure
  • Mixed-Signal Verification

    : Deep understanding of mixed-signal design principles and verification methodologies, with experience implementing sophisticated verification approaches
  • Debugging Mastery

    : Advanced debugging skills across multiple design abstractions, with proven ability to resolve complex verification issues with minimal direction
  • EDA Tool Proficiency

    : Extensive experience with electronic design automation tools (Cadence/Synopsys) and formal verification techniques
  • Scripting and Automation

    : Advanced proficiency in Python, Perl, TCL, or Shell scripting for creating sophisticated verification automation frameworks
  • Technical Leadership

    : Demonstrated ability to influence verification direction, mentor junior engineers, and drive methodology adoption across teams

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
Analog Devices logo
Analog Devices

Semiconductors

Norwood

RecommendedJobs for You