Staff ASIC RTL Digital Design Engineer

5 - 10 years

5 - 8 Lacs

Pune, Maharashtra, India

Posted:2 weeks ago| Platform: Foundit logo

Apply

Skills Required

Problem Solving Skill RTL Coding LINT cdc Synthesis flow

Work Mode

On-site

Job Type

Full Time

Job Description

Specifications Hands on experience with Synthesizable Verilog/ System Verilog RTL coding for ASIC designs and Simulation tools Lint, CDC, Synthesis flow and static timing flows, Formal checking, etc is a must for candidates with design background Experience with high speed design greater than 600MHz and with P&R aware synthesis including usage of tools such as Fusion Compiler is a significant plus Experience with Perforce or similar revision control environment Knowledge of Perl/Shell scripts Exposure to quality processes in the context of IP design and verification is an added advantage Ability to work/ Prior experience as a Technical Lead for a small team is a major plus Should be able to mentor and technically lead a team of designers In addition, the candidate should have good communication skills, should be a team player and possess good problem solving skills and show high levels of initiative

Mock Interview

Practice Video Interview with JobPe AI

Start Problem Solving Skill Interview Now
Synopsys
Synopsys

Software Development

Sunnyvale California

10001 Employees

617 Jobs

    Key People

  • Aart de Geus

    Co-CEO and Chairman
  • Chi-Foon Chan

    Co-CEO and President

RecommendedJobs for You

Bengaluru / Bangalore, Karnataka, India

Hyderabad / Secunderabad, Telangana, Telangana, India

Hyderabad / Secunderabad, Telangana, Telangana, India