8 Synthesis Flow Jobs

Role Overview: You should have experience working on Video domain IPs and Digital IPs. Additionally, you should have expertise in one or more protocols at the IP level such as MIPI CSI, MIPI DSI, DisplayPort, HDMI, or SDI. Key Responsibilities: - Hands-on experience with architecting and micro-architecture - Verilog/System Verilog RTL coding for FPGA designs - Experience with lint, CDC, synthesis flow, static timing flows, and formal checking Qualification Required: - Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Science Engineering, or equivalent Experience: You should have 7-12 years of relevant experience in FPGA design.,

As an experienced RTL Design Engineer, you will be responsible for designing, developing, and verifying FPGA modules using Verilog. Your expertise in Xilinx Vivado will be crucial as you work on synthesis, simulation, and implementation tasks. Additionally, you will be developing solutions on Xilinx Zynq UltraScale+ platforms and integrating various peripherals such as I2C, SPI, DDR, eMMC, and AMBA. Collaboration with hardware, software, and system engineering teams will be essential for delivering high-performance digital design solutions. Key Responsibilities: - Design, develop, and verify FPGA modules using Verilog - Work with Xilinx Vivado for synthesis, simulation & implementation - Dev...

Position: ASIC RTL Integration / ASIC RTL Coding Location: Bangalore, India Employment Type: Long Term Contract Minimum Experience: 4 Years+ About the Role: We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural specifications and a strong background in ASIC design flow and methodologies. Key Responsibilities: Develop and integrate RTL for IP and subsystem-level designs. Perform quality checks including lint, CDC, and power rule checks for power-gated digital designs. Collaborate closely with IP teams to support design verification, synthesis...

As an ASIC Design Engineer at Cadence, you will be responsible for: - Having 12+ years of experience in ASIC design - Being proficient in Verilog coding, RTL design, and complex control path and data path designs - Having knowledge of interface Protocols such as UCIe, PCIe, USB, MIPI(DPHY), HDMI/Display, Ethernet, SATA - Knowing RTL checks like LINT, SDC, CDC, synthesis flow, LEC, and timing constraints - Experience in writing Verilog testbench and running simulations You will be part of a team that is working on impactful technology solutions, pushing boundaries, and solving challenges that others cannot.,

You should have a minimum of 12 years of experience in ASIC design, with proficiency in Verilog coding, RTL design, and creating complex control path and data path designs. It is essential to have knowledge of interface Protocols such as UCIe, PCIe, USB, MIPI(DPHY), HDMI/Display, Ethernet, and SATA. Familiarity with RTL checks including LINT, SDC, CDC, synthesis flow, LEC, and timing constraints is required. Experience in writing Verilog testbench and conducting simulations will be beneficial. At Cadence, we are seeking individuals who are passionate about technology and innovation. Join us in making a significant impact on the world of technology. Let's work together to solve challenges tha...

You will be responsible for developing the logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. Additionally, you will participate in defining the architecture and microarchitecture features of the block being designed. You will apply various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals, as well as design integrity for physical implementation. It will be your responsibility to review the verification plan and implementation to ensure design features are verified...

You Are: As an ideal candidate for the ASIC Digital Design Engineer, Senior role, you are a highly motivated and innovative individual with a deep understanding of ASIC development flow. You possess a strong theoretical and practical background in high-speed serializer and data recovery circuits. You are someone who thrives in dynamic environments and embraces the challenges that come with constant technological changes. You are self-motivated, proactive, and able to balance good design quality with tight deadlines. Your excellent communication skills enable you to interact seamlessly with different design groups and customer support teams. You are known for your ability to resolve issues cr...

Specifications Hands on experience with Synthesizable Verilog/ System Verilog RTL coding for ASIC designs and Simulation tools Lint, CDC, Synthesis flow and static timing flows, Formal checking, etc is a must for candidates with design background Experience with high speed design greater than 600MHz and with P&R aware synthesis including usage of tools such as Fusion Compiler is a significant plus Experience with Perforce or similar revision control environment Knowledge of Perl/Shell scripts Exposure to quality processes in the context of IP design and verification is an added advantage Ability to work/ Prior experience as a Technical Lead for a small team is a major plus Should be able to ...