0 years
0 Lacs
Posted:2 weeks ago|
Platform:
On-site
Full Time
Job Title: STA/Synthesis Engineer
Job Type: Full Time
Location: Hyderabad
Experience Required: (5-8)years
Job Responsibilities:
· Responsible for Block/ Chip Tile Synthesis to achieve the best PPA.
· Constraint Generation & Maintenance for Block / SOC for complex hierarchical Designs for all the Modes.
· Interaction with Design, DFT, IP&PD teams for Timing Convergence & Resolving Constraint Conflicts .
· Able to work on low power Intent & verify low power intent with minimal supervision.
· Responsible for Logical equivalence checks & Low Power Checks.
· Early RTL analysis for Clocking, Power , DFT coverage & suggestions to Designer on the improvements.
· Support Verification team to enable GLS.
zKonsult Innovative Solutions Private Limited (ZISPL)
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
hyderabad, telangana, india
Experience: Not specified
Salary: Not disclosed
hyderabad, telangana, india
Experience: Not specified
Salary: Not disclosed