Posted:3 hours ago|
Platform:
Work from Office
Full Time
Responsibilities:-
Develop and implement Register Transfer Level (RTL) design for digital circuits using Verilog/SystemVerilog/VHDL. Architect and design key functional blocks, ensuring efficient and optimised hardware implementation. Define microarchitecture based on architecture specifications and requirements. Collaborate with system architects and design teams to refine features and performance trade-offs. Work closely with verification teams to ensure functional correctness through simulation, formal verification, and debugging. Support post-silicon debugging and bring-up activities. Performance Optimisation & Power Efficiency. Optimise RTL for power, performance, and area (PPA) trade-offs. Perform timing closure, power analysis, and clock domain crossings (CDC) checks. Collaborate with the physical design team to ensure synthesis, timing closure, and DFT (Design for Testability) requirements. Ensure the RTL is synthesis-friendly and meets target constraints. Work with cross-functional teams (architecture, verification, physical design, software, validation). Document design specifications, architecture, and implementation details
Requirement:-
Strong understanding of digital design fundamentals, VLSI, and SoC architecture. Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field. Proficiency in hardware description languages (HDL) like Verilog or VHDL. Experience with CAD tools and EDA software. Strong analytical and problem-solving skills. Ability to work effectively in a team environment and independently. Good communication skills and a proactive attitude
Ambient Scientific
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
bengaluru
6.0 - 16.0 Lacs P.A.
hyderabad, chennai, bengaluru
3.0 - 5.0 Lacs P.A.
7.0 - 10.0 Lacs P.A.
30.0 - 35.0 Lacs P.A.
hyderabad, chennai, bengaluru
12.0 - 13.0 Lacs P.A.
bengaluru
6.0 - 9.0 Lacs P.A.
22.5 - 30.0 Lacs P.A.
bengaluru
6.0 - 16.0 Lacs P.A.
15.0 - 20.0 Lacs P.A.
bengaluru
11.0 - 15.0 Lacs P.A.