UST logo

Senior Design Verification Engineer (Design For Debug)

6 years

0 Lacs

bangalore urban karnataka india

Posted:15 hours ago| Platform: Linkedin logo

Apply

Skills Required

design verification architecture test strategies interface emulation verilog scripting unix perl python jtag usb visualization signal analytics communication

Work Mode

On-site

Job Type

Full Time

Job Description

As a Sr. SoC Design Verification Engineer, you will be responsible for Design for Debug architecture verification related tasks including creating test cases and test bench using UVM methodology. Capacity could include full chip and/or system functional verification with defining verification strategies, methodology and test plan to enable effective verification. Coordinate cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan. Using system full application to verify performance and identify short falls.

Responsibility

  • Pre-silicon system verification. This include SoC, FPGA & Full Chip design verification.
  • Create testcase and testbench with UVM methodology
  • Fullchip/system functional verification, by defining verification strategies/methodology and test plan to enable effective verification
  • Coordinate/interface cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan
  • Experience on Emulation will be an add on.

Qualifications:

  • 6+ years of experience with complex ASIC designs and/or verification
  • Familiar with System Verilog language
  • Experience on UVM verification methodology, and formal verification method
  • Working knowledge of scripting in Linux/ Unix environments as well as proficiency in Perl and or Python is desirable.
  • Experience with Design for Debug (JTAG, High speed USB, PCIe based debug, Visualization of Internal Signal) architecture and design verification of same.
  • Experience with ARM and RISC Debug Architectures is desired with focus on design verification.
  • Any prior working experience on UltraSoC/ Tessent Embedded Analytics Debug Architecture will be a plus but not must for this position.
  • Strong communication skills and the ability to work with a team spread across different geography sites
  • Flexible in dynamic environment

Contact:

Ms. Anna - WhatsApp +84935059669

Email: anh.thivannguyen@ust.com

More Jobs at UST

Architect II - Technical SAP ABAP

Bengaluru

12 - 15 yrs
|

INR 0 - 0 Lacs

Lead I - SAP FICO with PS (Project Systems) and RAR

Bengaluru

5 - 7 yrs
|

INR 0 - 0 Lacs

Lead II - SAP ABAP

Bengaluru

7 - 9 yrs
|

INR 0 - 0 Lacs

Procurement

Bengaluru, Karnataka

Experience: Not specified

|

Salary: Not disclosed

Manual & Python Automation

Bengaluru, Karnataka

Experience: Not specified

|

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store
coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
UST logo
UST

IT Services and IT Consulting

Aliso Viejo CA

RecommendedJobs for You

UST logo

Senior Design Verification Engineer (Design For Debug)

UST

bangalore urban, karnataka, india

UST logo

Senior Design Verification Engineer (Design For Debug)

UST

bangalore urban, karnataka, india