Posted:5 days ago|
Platform:
Work from Office
Full Time
General Summary:
The responsibility includes:-.-Independent planning and execution of Netlist-to-GDSII.-Good understanding of basics of static timing analysis.-Well versed with the Block level and SOC level timing closure (STA) methodologies, ECO generation and predictable convergence.
-Should be able work in close collaboration with design, DFT and PNR team and resolve issues wrt constraints validation, verification, STA, Physical design, etc.-Should have good exposure to high frequency multi voltage design convergence.-Good understanding of clock networks.-Circuit level comprehension of timing critical paths in the design; Understanding of deep sub-micron design problems and solutions (Skew analysis, clock divergence, signal integrity, DFM etc.)
-Work independently in the areas of RTL to GDSII implementation;-Well versed with Tcl/Perl scripting; willing to handle technical deliverables with a small team of engineers.-Strong problem-solving skills and communication skills.-Full exposure to all aspects of design flows like floor-planning, placement, CTS, routing, crosstalk avoidance, physical verification.
Experience in leading block level or chip level Timing closure & Physical Design activities
Minimum Qualifications:
Bachelor''s degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. ORMaster''s degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience. ORPhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.-Masters/Bachelors Degree in Electrical/Electronics science engineering with at least 2-15+ yrs of experience
Qualcomm
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
hyderabad
5.0 - 8.0 Lacs P.A.
hyderabad
5.0 - 8.0 Lacs P.A.
hyderabad
4.0 - 8.0 Lacs P.A.
hyderābād
Experience: Not specified
3.94 - 5.5 Lacs P.A.
hyderabad, telangana, india
Salary: Not disclosed
hyderabad, telangana, india
Experience: Not specified
Salary: Not disclosed
bengaluru
4.0 - 8.0 Lacs P.A.
hyderabad, all india
Salary: Not disclosed
hyderabad, all india
Salary: Not disclosed
chennai
11.0 - 15.0 Lacs P.A.