Posted:1 day ago|
Platform:
Work from Office
Full Time
Responsibilities: * Collaborate with cross-functional teams on project requirements and deliverables. * Design FPGAs using Xilinx tools and Vivado software. * Implement RTL designs in System Verilog and Python scripts. DM to sreeja.s@sasnee.com
Sasnee Technologies
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Mock Interview
Bengaluru
72.0 - 108.0 Lacs P.A.
Chennai, Bengaluru, Hyderabad
25.0 - 35.0 Lacs P.A.
11.0 - 20.0 Lacs P.A.
Vijayawada, Visakhapatnam, Hyderabad
Experience: Not specified
0.5 - 1.5 Lacs P.A.
4.5 - 9.5 Lacs P.A.
2.5 - 3.0 Lacs P.A.
Pune, Delhi / NCR, Uttar Pradesh
3.0 - 4.25 Lacs P.A.
Experience: Not specified
2.5 - 3.75 Lacs P.A.
Bhavnagar, Ahmedabad, Rajkot
2.5 - 4.0 Lacs P.A.
Karimnagar, Puducherry, Bengaluru
Experience: Not specified
1.5 - 3.0 Lacs P.A.