Sasnee Technologies

Responsibilities: * Collaborate with cross-functional teams on project requirements and deliverables. * Design FPGAs using Xilinx tools and Vivado software. * Implement RTL designs in System Verilog and Python scripts. DM to sreeja.s@sasnee.com