Posted:18 hours ago|
Platform:
On-site
Full Time
Should have worked hands-on Full chip DFT implementation, Scan, DRCs, ATPGgeneration & Simulations along with Pattern Porting/re-targeting and Coverage improvement Experience with Scan, Compression, ATPG and simulations withSynopsys EDAtools. Should have participated in successful tape-outs of SoC/ASIC chips at 3nm or below and achieved test targets. Descent understanding of front-end SoC/ASIC design and implementation including Synthesis and STA. Develop/automate flows and scripts in Perl/Tcl to enhance the DFT methodologies & process Excellent problem solving and debugging skills. Proactive in nature Excellent Customer interaction, Communication and Team work skills
Cyient Inc
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Hyderabad, Telangana, India
3.0 - 13.0 Lacs P.A.
Delhi NCR, , India
6.0 - 12.0 Lacs P.A.
Delhi, Delhi, India
6.0 - 12.0 Lacs P.A.
Gurgaon, Haryana, India
6.0 - 12.0 Lacs P.A.
Bengaluru, Karnataka, India
5.0 - 8.0 Lacs P.A.
Hyderabad, Telangana, India
3.0 - 13.0 Lacs P.A.
Goa
Salary: Not disclosed
15.0 - 19.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
3.5 - 13.5 Lacs P.A.
Mumbai, Maharashtra, India
Salary: Not disclosed