4 - 11 years
0 - 19 Lacs
Posted:15 hours ago|
Platform:
On-site
Full Time
Looking for suitable engineers with 4+ years of experience in SOC, Block Level P&R activities
Must have worked in at least 1 Full Chip tape outs.
Must be hands-on technical expert.
Experience in deep sub-micron designs (65/45/40/28/14/10nm) and associated issues (performance, power, signal integrity, physical verification, manufacturability, scaling)
Experience in leading SOC, Block Level timing closure and physical design tasks with deep technical knowledge in all stages of the design (IO Pad-ring, Power Planning, floor planning, placement, CTS, Routing, noise reduction/crosstalk, extraction, IR drop, LVS/DRC and other physical and electrical checks)
Experience in Low power and high-performance designs.
Be able manage junior team members.
Should be able to comprehend architecture, architectural limitations from Physical Design perspective, schedule, and volume of the task and personnel requirement
Tessolve Semiconductor Private Limited
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
bengaluru, karnataka, india
0.5 - 19.5 Lacs P.A.
patna
7.0 - 7.5 Lacs P.A.
bengaluru
7.0 - 11.0 Lacs P.A.
gurugram
7.0 - 8.5 Lacs P.A.
noida, uttar pradesh, india
Experience: Not specified
Salary: Not disclosed
ahmedabad, gujarat, india
Salary: Not disclosed
coimbatore, tamil nadu
Salary: Not disclosed
karnataka
Salary: Not disclosed
bengaluru
9.0 - 13.0 Lacs P.A.
mumbai
9.0 - 13.0 Lacs P.A.
