Posted:2 weeks ago|
Platform:
On-site
Full Time
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Design and implement DFT IP w/ Verilog/SystemVerilog and/or VHDL Design and implement RTL for DFT IP incl. POST, IST Develop synthesis automation for DFT IP including synthesis and timing constraints, RTL insertion and verification Own and maintain, extend, and enhance existing DFT IP like LBIST We’re doing work that matters. Help us solve what others can’t. Show more Show less
Cadence
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Cadence
Noida, Uttar Pradesh, India
Experience: Not specified
Salary: Not disclosed
Noida, Uttar Pradesh, India
Experience: Not specified
Salary: Not disclosed