Design Engineering Architech

3 - 7 years

0 Lacs

Posted:1 week ago| Platform: Shine logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

As a member of the team at Cadence, you will play a key role in designing and implementing DFT IP using Verilog/SystemVerilog and/or VHDL. Your responsibilities will include: - Designing and implementing RTL for DFT IP including POST and IST - Developing synthesis automation for DFT IP, which encompasses synthesis and timing constraints, RTL insertion, and verification - Taking ownership of existing DFT IP like LBIST, maintaining, extending, and enhancing it Cadence is dedicated to tackling meaningful challenges in the world of technology, and as part of our team, you will have the opportunity to contribute to work that truly makes a difference.,

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You