ASIC RTL Design Engineer

5 - 8 years

0 Lacs

Posted:6 days ago| Platform: Foundit logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

ASIC RTL Design Engineer

Exp: 5 to 8 yrs

Location: Hyderabad

  • Good knowledge on the digital concepts and ASIC flow
  • Experience in RTL coding is a must.
  • Must have hands on experience with SoC design and integration.
  • Experience in Verilog/System-Verilog is a must.
  • knowledge of AMBA protocols - AXI, AHB, APB
  • Basic knowledge on verification
  • Understanding of Memory controller designs and microprocessors is an added advantage
  • Experience in Synthesis / Understanding of timing concepts is a plus.
  • Excellent oral and written communications skills
  • Proactive, creative, curious, motivated to learn and contribute with good collaboration skills.

Mandatory Skills

Verilog,Synthesis (Inactive),Design,ASIC Flow,Static Timing Analysis (STA),RTL Design,RTL Coding

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You