2 - 7 years
11 - 20 Lacs
Posted:3 weeks ago|
Platform:
Work from Office
Full Time
Doing STD cells characterization work (max up to 40% of time) , Static timing analysis (60%)
• Able to characterize basic STD Cells• Writing ARC for STD cell char (using primeLib , Silicon smart)• .lib QA check• Circuit understanding block wise , Full chip level• Static timing Analysis of DRAM block wise , top level analysis , cell level analysis• Writing constraints , analyzing the STA reports• Reporting violations to Design team , ownership for closure• Parasitic modeling and assisting in design validation, reticle experiments and required tape-out revisions• Performing verification processes with modeling and simulation using industry standard simulators• Contributing to cross group communication to work towards standardization and group success• Driving innovation into the future Memory generations within a dynamic work environment
Looking for Immediate Joiner
Should be available for F2F discussion on Monday (25th Aug)
Object Technology Solutions
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
11.0 - 20.0 Lacs P.A.
Salary: Not disclosed
Pune, Maharashtra, India
Experience: Not specified
Salary: Not disclosed
bengaluru
4.0 - 8.0 Lacs P.A.
vijayawada, hyderabad, bengaluru
12.0 - 22.0 Lacs P.A.
hyderabad, chennai, bengaluru
20.0 - 30.0 Lacs P.A.
hyderabad
5.0 - 10.0 Lacs P.A.
hyderabad, gurugram, bengaluru
15.0 - 27.5 Lacs P.A.
hyderabad
Experience: Not specified
Salary: Not disclosed
4.0 - 8.0 Lacs P.A.