STA Engineer (Static Timing Analysis) Object Technology Solutions

2.0 - 7.0 years

11 - 20 Lacs

hyderabad

Work from Office

Role & responsibilities Doing STD cells characterization work (max up to 40% of time) , Static timing analysis (60%) • Able to characterize basic STD Cells • Writing ARC for STD cell char (using primeLib , Silicon smart) • .lib QA check • Circuit understanding block wise , Full chip level • Static timing Analysis of DRAM block wise , top level analysis , cell level analysis • Writing constraints , analyzing the STA reports • Reporting violations to Design team , ownership for closure • Parasitic modeling and assisting in design validation, reticle experiments and required tape-out revisions • Performing verification processes with modeling and simulation using industry standard simulators • Contributing to cross group communication to work towards standardization and group success • Driving innovation into the future Memory generations within a dynamic work environment Preferred candidate profile Looking for Immediate Joiner Should be available for F2F discussion on Monday (25th Aug)

Posted 3 weeks ago

Apply

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.