Home
Jobs
Companies
Resume

Senior Staff IP Verification Engineer

8 - 12 years

8 - 12 Lacs

Bengaluru / Bangalore, Karnataka, India

Posted:1 day ago| Platform: Foundit logo

Apply

Skills Required

systemverilog Uvm Functional Coverage code coverage DDR/LPDDR IP Verification

Work Mode

On-site

Job Type

Full Time

Job Description

Specify, design, and implement state-of-the-art verification environments for the DesignWare family of synthesizable cores. Perform verification tasks for IP cores, working closely with RTL designers. Drive ownership of critical areas of verification along with a team of talented verification engineers. Develop and implement advanced test plans and test environments at both unit and system levels. Code and debug test cases, implementing complex checkers and assertions. Extract and review functional coverage (FC) and code coverage metrics, ensuring quality metric goals are met. Manage regressions and contribute to the continuous improvement of verification strategies and test environments. The Impact You Will Have: Enhance the quality and efficiency of our verification processes, ensuring robust and reliable IP cores. Contribute to the development of cutting-edge technologies that power the Era of Smart Everything. Enable the creation of high-performance silicon chips and software content, driving innovation in various industries. Collaborate with a global team of experienced verification engineers, fostering a culture of knowledge sharing and continuous learning. Play a key role in the success of Synopsys DesignWare IP Verification R&D team, contributing to our leadership in chip design and software security. What You'll Need: BS/MS in Electrical Engineering or Electronics and Communication Engineering with 8+ years of relevant experience. Proven experience in developing HVL (System Verilog/UVM) based test environments. Expertise in developing and implementing test plans, checkers, and assertions. Proficiency in extracting verification metrics such as functional coverage and code coverage. Experience with memory interface protocols (DDR, LPDDR) and IP design and verification processes.

More Jobs at Synopsys (India) Private Limited

Senior Analog Circuit Designer

Hyderabad / Secunderabad, Telangana, Telangana, India

4.0 - 7.0 yrs
|

INR 4 - 7 Lacs

Senior Staff IP Verification Engineer

Bengaluru / Bangalore, Karnataka, India

8.0 - 12.0 yrs
|

INR 8 - 12 Lacs

Application Engineering, Staff Engineer

Bengaluru / Bangalore, Karnataka, India

6.0 - 8.0 yrs
|

INR 6 - 8 Lacs

Application Engineering, Sr.Engineer

Bengaluru / Bangalore, Karnataka, India

1.0 - 2.0 yrs
|

INR 1 - 2 Lacs

Solutions Engineering

Bengaluru / Bangalore, Karnataka, India

8.0 - 12.0 yrs
|

INR 8 - 12 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Systemverilog Interview Now
Synopsys (India) Private Limited

158 Jobs

RecommendedJobs for You

Senior Staff IP Verification Engineer

Synopsys (India) Private Limited

Bengaluru / Bangalore, Karnataka, India

Senior Staff IP Verification Engineer

Synopsys

Bengaluru / Bangalore, Karnataka, India

Bosch India logo

ASIC Verification EEJ 2024

Bosch India

Bengaluru / Bangalore, Karnataka, India

Staff ASIC Verification Engineer

Synopsys (India) Private Limited

Noida, Uttar Pradesh, India

Sr. Staff ASIC Verification Engineer

Synopsys (India) Private Limited

Noida, Uttar Pradesh, India

Sr. Staff ASIC Verification Engineer

Synopsys (India) Private Limited

Pune, Maharashtra, India

SOC Engineering, Principal Engineer

Synopsys (India) Private Limited

Bengaluru / Bangalore, Karnataka, India

Lead Formal Verification Engineer

Synopsys (India) Private Limited

Bengaluru / Bangalore, Karnataka, India

Emulation Verification Solution Development Engineer

Synopsys (India) Private Limited

Noida, Uttar Pradesh, India

ASIC Digital Design, Sr Engineer

Synopsys (India) Private Limited

Hyderabad / Secunderabad, Telangana, Telangana, India