Posted:5 days ago|
Platform:
On-site
Full Time
Senior RTL Design Engineers
Experience : 3-5 years
Location : Hyderabad
Strong RTL(verilog/system verilog) skills with experience in IP development.
• Ability to verify designs by writing simple testbenches.
• Strong foundation in logic synthesis and timing closure concepts.
• Good knowledge of SoC architecture, AXI bus protocols, hardware debug.
• Experience of working with Xilinx FPGAs, Vivado tool flows and micro architecture development is a plus.
Interested,please drop your updated resume to janagaradha.n@acldigital.com
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Hyderabad, Telangana, India
Salary: Not disclosed
hyderabad, telangana
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
hyderabad, telangana
Salary: Not disclosed
