Posted:5 days ago|
Platform:
Work from Office
Full Time
As a Senior Design Verification Engineer, you will contribute to exploring innovative hardware designs to enhance our devices. You will define verification methodology and implement test plans for advanced functional blocks while collaborating with cross-functional teams to develop world-class hardware devices. You will participate in the bringup of such blocks on Simulation and Emulation platforms.
You will work closely with multi-disciplinary groups including Architecture, RTL Design, PD, Validation, Software and Product Design to architect and implement verification environments for complex functional block that enable development of world-class hardware devices. In this role, you will: Architect and implement verification environments for complex functional blocks Create and enhance verification environments using SystemVerilog and UVM Develop comprehensive test plans through collaboration with design engineers, SW and architects Implement coverage measures for stimulus and corner-case scenarios Participate in test plan and coverage reviews Drive complex RTL and TB debugs Drive UPF based low power verification Contribute to verification activities across simulation and emulation platforms Work on creating the automation scripts to support DV methodologies Create infrastructure to performs system level performance analysis Bachelors degree in Electrical Engineering or a related field Knowledge of hardware platforms Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing Experience using multiple verification platforms: UVM test bench, FPGA, emulator, software environments, and system testing Experience with test plan development, building the necessary test bench infrastructure, developing tests and verifying the design Experience with industry standard tools and scripting languages (Python or Perl) for automation Experience in object-oriented design skills
10+ years or more of practical semiconductor ASIC experience including owning end to end DV of major SOC blocks Experience with RTL development environments Masters degree or Ph.D. degree in Electrical Engineering or related field Experience with ARM and various DSP ISAs Experience in system-level debugging Experience with transaction level modeling Knowledge of SoC architecture Experience communicating technical details verbally and in writing Strong programming skills in SV, UVM and C Knowledge of AMBA bus protocols Experience with formal verification methods Experience with Low power verification methods Experience with Baremetal processor environments Familiarity with industry standard I/O interfaces FPGA and emulation platform knowledge
Amazon
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Practice Python coding challenges to boost your skills
Start Practicing Python Now
12.0 - 16.0 Lacs P.A.
Experience: Not specified
2.28 - 4.68 Lacs P.A.
bengaluru
40.0 - 70.0 Lacs P.A.
hyderabad, bengaluru
6.0 - 10.0 Lacs P.A.
hyderabad, bengaluru
3.0 - 7.0 Lacs P.A.
15.0 - 20.0 Lacs P.A.
bengaluru
13.0 - 18.0 Lacs P.A.
15.0 - 18.0 Lacs P.A.
5.0 - 10.0 Lacs P.A.
12.0 - 17.0 Lacs P.A.
