Posted:17 hours ago|
Platform:
Work from Office
Full Time
Experience doing physical design targeted to the 7nm/16nm FinFet process
Good knowledge of cell libraries various views and models
Good understanding of static timing analysis (STA), EM/IR, and sign-off
Strong hands-on experience with Chip Level / Sub-chip level floor planning, > partition, pin assignment, Power planning, Bump Planning, Pad Ring Creation, > Block level physical implementation, timing closure, physical verification, Chip level integration of different sub-blocks, and custom macros/IPs, Timing, IR/EM analysis and closure, Physical Verification - block and chip level
EDA Tool Expertise: Innovus, Tempus/PrimeTime-SI, Voltus/RedHawk, StarXT/Quantus, Calibre,LEC, etc
Good software and scripting skills (Python, tcl)
Good communication skills and the ability and desire to work as part of a team
Self-driven individual and an excellent team player
Good communication abilities
Blueberry Semiconductors
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Practice Javascript coding challenges to boost your skills
Start Practicing Javascript Now4.0 - 8.0 Lacs P.A.
bengaluru
10.0 - 20.0 Lacs P.A.
6.0 - 10.0 Lacs P.A.
4.0 - 8.0 Lacs P.A.
5.0 - 8.0 Lacs P.A.
hyderabad
5.0 - 12.0 Lacs P.A.
6.0 - 8.0 Lacs P.A.
bengaluru
Experience: Not specified
Salary: Not disclosed
3.0 - 7.0 Lacs P.A.
bengaluru
5.0 - 15.0 Lacs P.A.
