Functional Verification Engineer

15 years

4 - 6 Lacs

Posted:4 hours ago| Platform: GlassDoor logo

Apply

Work Mode

On-site

Job Type

Part Time

Job Description

Project Role : Functional Verification Engineer
Project Role Description : Develop and execute testbenches to verify the functional correctness of digital designs at the block and system level. Create constrained-random, directed, and coverage-driven tests using languages like SystemVerilog and UVM. Collaborate with design and architecture teams to identify corner cases and ensure complete functional coverage before tape-out.
Must have skills : SAP TM Transportation Management
Good to have skills : NA
Minimum 5 year(s) of experience is required
Educational Qualification : 15 years full time education
Summary: As a Functional Verification Engineer, you will engage in the development and execution of testbenches aimed at verifying the functional correctness of digital designs at both the block and system levels. Your typical day will involve creating constrained-random, directed, and coverage-driven tests using languages such as SystemVerilog and UVM. You will collaborate closely with design and architecture teams to identify corner cases, ensuring that complete functional coverage is achieved prior to tape-out. This role requires a proactive approach to problem-solving and a commitment to maintaining high standards of quality in verification processes. Roles & Responsibilities: - Expected to be an SME. - Collaborate and manage the team to perform. - Responsible for team decisions. - Engage with multiple teams and contribute on key decisions. - Provide solutions to problems for their immediate team and across multiple teams. - Mentor junior team members to enhance their skills and knowledge in functional verification. - Continuously evaluate and improve verification methodologies to ensure efficiency and effectiveness. Professional & Technical Skills: - Must To Have Skills: Proficiency in SAP TM Transportation Management. - Strong understanding of digital design verification processes. - Experience with SystemVerilog and UVM for testbench development. - Ability to create and implement constrained-random and directed tests. - Familiarity with coverage-driven verification techniques. Additional Information: - The candidate should have minimum 5 years of experience in SAP TM Transportation Management. - This position is based at our Hyderabad office. - A 15 years full time education is required.

15 years full time education

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
Accenture logo
Accenture

Professional Services

Dublin

RecommendedJobs for You