Posted:1 week ago| Platform:
Work from Office
Full Time
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Interfacing with customers regarding digital reference flows, including Synthesis Floorplanning Clock tree synthesis Power planning Place and route Timing closure Creating baseline flows to be used by customers as starting point for digital implementation Performing digital place and route and sign-off on small customer designs Creating documentation PPA optimization Bachelor s degree with at least 1-3 years of design/EDA experience or Master s degree. Strong knowledge of Digital Design Fundamentals, Semiconductor Fundamentals and Static Timing Analysis Prior experience with ASIC digital implementation flows and EDA tools is required; Experience with advanced nodes (7nm and below) preferred. Good programming knowledge in Unix, Shell scripting, perl and importantly TCL Strong customer-facing communication and problem solving skills Strong personal drive for continuous learning and expanding professional skill sets Excellent verbal and written communication skills Familiar with EDA tool operation, setup and debug: Digital: Genus, Innovus, Tempus, Voltus, etc We re doing work that matters. Help us solve what others can t.
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
3.0 - 13.0 Lacs P.A.
Bengaluru
15.0 - 17.0 Lacs P.A.
Experience: Not specified
5.0 - 6.0 Lacs P.A.
9.0 - 13.0 Lacs P.A.
11.0 - 15.0 Lacs P.A.
25.0 - 30.0 Lacs P.A.
8.0 - 12.0 Lacs P.A.
5.0 - 9.0 Lacs P.A.
7.0 - 11.0 Lacs P.A.
11.0 - 15.0 Lacs P.A.