Posted:2 days ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

  • Strong Debug, UVM, System Verilog
  • Understanding Specs and Standards and developing relevant test plans
  • Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved
  • Candidates should be comfortable checking our builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug, Must be willing to dig into fail and understand what is happening
  • Preferred Qualifications 3+ Year of industry experiences in the following areas: -
  • Thorough understanding of Digital design concepts
  • Thorough understanding dv methodologies and tools
  • Good understanding of PCIe and CXL protocols is an added advantage
  • Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite/CHI

Comments For Suppliers

Skills: design verification,universal verification methodology (uvm),system verilog

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You